This paper presents a sample-and-hold design that is based on a switched-opamp. By using a switchedopamp topology charge injection errors are greatly reduced by turning off the transistors in saturation instead of triode region. A pseudo-differential topology is used to cancel the remaining signal independent clock feedthrough error. Switched opamps with differential pairs in both weak inversion and strong inversion are designed. Detailed simulation and measurement results of a switched-opamp based sample and hold circuit is used to show its performance superiority over traditional switched capacitor topologies.
INTRODUCTION
A sample-and-hold (S/H) circuit is used to sample an analog signal and to store its value for a finite length of time. Sample-and-hold circuits are important building blocks in data-converter systems. Traditional switched capacitor techniques take advantage of the excellent properties of MOS capacitors and switches and permit the realization of numerous analog sampled-data, circuits. A simple S/H circuit is shown in Figure 1 , where C,,, is the hold capacitor, v, is the input signal, R is the input source impedance, 4 is the clock signal, v, is the output sample-and-held signal. Also included in this figure is the optional buffer amplifier. Additionally, in this figure the sampling switch is implemented as a single NMOS transistor, M I . However, often a complimentary NMOS/PMOS pair is used for larger dynamic range. Unfortunately, charge injection when the switch is turned off is a major source of error in such implementations . capacitor C h while the transistor is turned off determines the total error as a result of charge injection. Clock feedthrough via the gate-to-source overlap capacitances also contributes to this error. However, this error is largely voltage independent and less problematic. Charge injection and clock feedthrough are the primary errors that set the maximum usable resolution for a S/H. In the next few sections we provide more details on charge injection and propose a new switchedopamp technique to dramatically reduce this error. If the clock fall time is relatively sliort then the channel charge will be distributed between the drain and the source. Since the charge injected into the input source has no effect on the sample-and-held value we can concentrate only on the charge injected onto CIL. The voltage change Ab' ' due to the injection of the fraction (IC) of the channel charge, IC . QC,2 onto Ch is given by equation 1.
CHARGE INJECTION/CLOCK FEEDTHROUGH
In a similar manner, the voltage change V" clue to the overlap capacitance is given by equation 2. This voltage change is normally smaller than that due to channel charge injection as C,,, is usually small.
If, on the other hand, we were able to operate the MOSFET in the saturation region, then tlict channel is pinched off and disconnected froin the drain. A comparison between the channel charge in a MOSFET operated in the triode region ( u ) and the saturation region ( b ) is shown in Figure 3 . Furthermore, if the hold capacitor is connected to the drain side of the transistor then all the channel charge will be injected into the source region while the drain side remains unaffected.
Using this basic concept, in the following sections, we propose a switched opamp [3] based S/H, in which the MOS transistors at the output node are turned off while they are operated in the saturation region. So no channel charge will flow into the output node. Clock feedthrough error, due to the overlap capacitors, still exists but is signal independent and is much smaller in comparison to the signal dependent channel charge injection error. Further, this small signal independent offset can be canceled by using a fully differential topology. Figure 4 shows the schematic for the switched opamp S/H. The block SOP is the switched opamp, whose are assumcd then during the sample mode, the S/H output follows the input. In the hold mode, the SOP is shut off arid node A is heltd at high impedance. So the charge on Ch, is preserved throughout the hold mode. The output buffer is operational during both the hold and sample modes and provides the voltage sampled on the capacitor c h at the output.
SAMPLE-AND-HOLD CIRCUIT
The switched opamp has been implemented using a switched version of a folded cascode opamp to provide high gain. The circuit schematic for the folded cascode SOP is shown in Figure 6 . M1 through M13 comprise the regular enhanced slewrate folded cascode opamp, M14 and M15 form the unity gain output buffer, and four switches, M1G through M19, have been added to turn the opamp off at the end of the sample mode. NMOS transistors are used for switches controlling ncus arid nbius, PMOS trarisist,ors are used for switches controlling puis and phius so that complete ON and O F F states for the switches can be guaranteed. In order to solve the charge sharing problem which occurs when the opamp turns off, the (clocks controlling node 3 and pbias are slightly delayed with respect t o the clocks controlling ncas and pca:;. Otherwise, nodes 1 and 2 have the potential to sha.re charge with capacitor c h when the opamp turns ofiF.
Since channel charge injection no longer exists, clock feedthrough becomes the only source of error. It is 1-477 
RESULTS
In this section we provide simulation and measurement results that were used to verify our design. An example design was fabricated in a 2p CMOS process. We first present simulations results for a single-ended SOP-based S/H. We then extend the SOP-based S/H concept to pseudo-differential form. We then compare these results with a traditional switched-capacitor pseudo-differential sample-and-hold. And finally we present measurement results for our fabricated design.
As will be seen both measurement and the simulation results are in good agreement with our theoretical analysis. Figure 7 shows simulation results for a sampled and held sinusoidal waveform using the single-ended SOPbased S/H. The S/H is turned off at 136 ms. An offset is visible in this figure. Additionally, a glitch can be observed when the clock turns off. This is due to the fact that the voltage across the overlap capacitor cannot change instantaneously when the clock voltage changes. However, there is no channel charge transfer onto the hold capacitor Ch. So it is a less severe problem. In Figure 8 we show simulations results for the SOP-based pseudo-differential S/H for a sinusoidal input. Both the glitch and offset are completely canceled. In order to provide some comparison a regular pseudo-differential switched capacitor S/H was also designed. The schematic for this circuit is shown is Figure 9 . Simulation results for the same input signal is shown in Figure 10 . Here we notice both a larger glitch and a pedestal error. Further, since the channel charge injection is signal dependent, it cannot be canceled out even with a differential topology.
Single-ended and pseudo-differential circuits have been designed and fabricated in a 2p CMOS process. Circuit designs with transistors in both strong inversion and weak inversion have been provided. Figure 11 shows the chip photograph. Time domain measurement results for a sinusoidal input signal are shown in Figure 12 . From this figure it is clear that the input continuous-time signal and the sampled-and-held signal are perfectly aligned with no noticeable offset or nonlinearity errors. However, t o further verify the operation of the S/H circuit we performed a spectrum analysis on the output waveform. The results of this analysis is shown in Figure 13 . For this test a 1 kHz sinusoidal input signal is sampled at a frequency of 10 kHz. In Figure 13 we see that the second harmonic is over 75dB below the signal peak and is in fact only slightly larger than the noise floor, showing the superiority of this design approach [4] .
. CONCLUSIONS
A novel switched opamp based design for a sampleand-hold circuit is presented. Simulation and testing results are provided to verify the SOP-base concept. Initial results from simulation and from measurements from fabricated ICs in a 2p CMOS process suggest that the SOP-based sample-and-hold circuits have the potential to provide better performance than traditional switched-capacitor circuits. 
